|
Language of Instruction
|
English
|
|
Level of Course Unit
|
Bachelor's Degree
|
|
Department / Program
|
COMPUTER ENGINEERING
|
|
Type of Program
|
Formal Education
|
|
Type of Course Unit
|
Compulsory
|
|
Course Delivery Method
|
Face To Face
|
|
Objectives of the Course
|
The objective of this course is to familiarize the student with fundamental principles of digital design. It provides coverage of classical hardware design for both combinational and sequential logic circuits. In the combinational logic circuits, logic gates, minimization techniques, arithmetic circuits are explained. In the sequential circuits: flip-flops, synthesis of sequential circuits, and case studies, including counters, registers, and random access memories are presented.
|
|
Course Content
|
HDL Introduction
Block design with IP
Combinational logic design
Sequential logic design
Finite state machines
|
|
Course Methods and Techniques
|
Laboratory experiments will be conducted in groups of two students.
For most experiments, the Xilinx Vivado Design Suite Webpack software will be used. This software is available free of charge at www.xilinx.com/products/design-tools/vivado.html and can be installed on both Windows and Linux operating systems. To run the software, students must register on the Xilinx website. Each student is required to install the software on their personal computer.
Unless otherwise specified, the Basys™ 3 Artix-7 FPGA board will be used in the lab sessions. The boards will be provided during the lab but must not be removed from the laboratory.
A minimum of 70% attendance is required to pass the lab component of the course. (This attendance rule applies specifically to the lab and may differ from the main Digital Design course.)
All group members share equal responsibility for completing the assigned lab tasks. Each student is expected to answer questions posed by the lab assistants individually.
If an experiment is accompanied by a tutorial, the relevant materials (video or documents) will be uploaded to Canvas one week prior to the lab session. Students are expected to check the platform regularly and come to the lab prepared, having reviewed the materials in advance.
|
|
Prerequisites and co-requisities
|
None
|
|
Course Coordinator
|
None
|
|
Name of Lecturers
|
Asist Prof.Dr. ABDULKADİR KÖSE abdulkadir.kose@agu.edu.tr
|
|
Assistants
|
None
|
|
Work Placement(s)
|
No
|
Recommended or Required Reading
|
Resources
|
- M. M. Mano, C. R. Kime, T. Martin, “Logic and Computer Design Fundamentals,” 5th Ed., Pearson, 2015
T. L. Floyd, “Digital Fundamentals,” 11th Ed., Pearson, 2015
|
|
Course Notes
|
Laboratory Experiment Sheets and Tutorial videos
|
|